Перейти к содержимому
Low prices. Originals and translations — save time and budget.

IEC 60191-6-6:2001 PDF

Mechanical standardization of semiconductor devices - Part 6-6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine pitch land grid array (FLGA)

First page of standard IEC 60191-6-6:2001Open preview (PDF)Mechanical standardization of semiconductor devices - Part 6-6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine pitch land grid array (FLGA)
Title (English):
IEC 60191-6-6:2001

Mechanical standardization of semiconductor devices - Part 6-6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine pitch land grid array (FLGA)

Document status:
Active
Format:
Electronic (PDF)
Number of pages:
12
Publication date:
March 22, 2001
Edition:
IEC IS 60191 edition 1 version 1
ICS:
31.080.01
Description (English):

IEC 60191-6-6:2001 provides common outline drawings and dimensions for all types of structures and composed materials of fine-pitch land grid array (hereinafter called FLGA) whose terminal pitch is less than, or equal to, 0,80 mm and whose package body outline is square.

Technical details

Technical committee
SC 47D - Semiconductor devices packaging
SKU
IEC 60191-6-6:2001

This site uses cookies and visit counters for operation and statistics. Privacy policy