Перейти к содержимому
Low prices. Originals and translations — save time and budget.

IEC 61691-3-3:2001 PDF

Behavioural languages - Part 3-3: Synthesis in VHDL

First page of standard IEC 61691-3-3:2001Open preview (PDF)Behavioural languages - Part 3-3: Synthesis in VHDL
Title (English):
IEC 61691-3-3:2001

Behavioural languages - Part 3-3: Synthesis in VHDL

Document status:
Withdrawn
Format:
Electronic (PDF)
Number of pages:
48
Publication date:
June 28, 2001
Edition:
IEC IS 61691 edition 1 version 1
ICS:
35.240.50
Description (English):

This standard supports the synthesis and verification of hardware designs, by defining vector types for representing signed or unsigned integer values and providing standard interpretations of widely used scalar VHDL values. Includes package bodies, as described in annex A, which are available in electronic format either on a diskette affixed to the back cover, or as a downloadable file from the IEC Web Store.

Technical details

Technical committee
TC 91 - Electronics assembly technology
SKU
IEC 61691-3-3:2001

This site uses cookies and visit counters for operation and statistics. Privacy policy